 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM74164 8-Bit Serial In/Parallel Out Shift Registers September 1986 Revised July 2001 DM74164 8-Bit Serial In/Parallel Out Shift Registers General Description These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A LOW logic level at either serial input inhibits entry of the new data, and resets the first flipflop to the LOW level at the next clock pulse, thus providing complete control over incoming data. A HIGH logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects. Features s Gated (enable/disable) serial inputs s Fully buffered clock and serial inputs s Asynchronous clear s Typical clock frequency 36 MHz s Typical power dissipation 185 mW Ordering Code: Order Number DM74164 Package Number N14A Package Description 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Connection Diagram Function Table Inputs Clear L H H H H Clock X L A X X H L X B X X H X L QA L QA0 H L L Outputs QB L QB0 QAn QAn QAn ... ... ... ... ... ... QH L QH0 QGn QGn QGn H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care (any input, including transitions) = Transition from LOW-to-HIGH level QA0, QB0, QH0 = The level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established. QAn, QGn = The level of QA or QG before the most recent transition of the clock; indicates a one-bit shift. (c) 2001 Fairchild Semiconductor Corporation DS006552 www.fairchildsemi.com DM74164 Logic Diagram Timing Diagram www.fairchildsemi.com 2 DM74164 Absolute Maximum Ratings(Note 1) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. -65C to +150C Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL fCLK tW tSU tH TA Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 2) Pulse Width (Note 2) Data Setup Time (Note 2) Data Hold Time (Note 2) Free Air Operating Temperature Clock Clear 0 20 20 15 5 0 70 Min 4.75 2 0.8 Nom 5 Max 5.25 Units V V V mA mA MHz ns ns ns -0.4 8 25 C Note 2: TA = 25C and VCC = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL II IIH IIL IOS ICC Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current Conditions VCC = Min, II = -14 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIH = Min, VIL = Max VCC = Max, VI = 5.5V VCC = Max, VI = 2.4V VCC = Max, VI = 0.4V VCC = Max (Note 4) VCC = Max (Note 5) -9 37 2.4 3.2 0.2 0.4 1 40 -1.6 -27.5 54 Min Typ (Note 3) Max -1.5 Units V V V mA A mA mA mA Note 3: All typicals are at VCC = 5V, TA = 25C. Note 4: Not more than one output should be shorted at a time. Note 5: ICC is measured with all outputs OPEN, SERIAL inputs grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input. Switching Characteristics at VCC = 5V and TA = 25C RL = 800 Symbol Parameter From (Input) To (Output) fMAX tPLH tPHL tPHL Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time HIGH-to-LOW Level Output Clock to Output Clock to Output Clear to Output 25 27 32 36 30 37 42 CL = 15 pF Min Max CL = 50 pF Min Max MHz ns ns ns Units 3 www.fairchildsemi.com DM74164 8-Bit Serial In/Parallel Out Shift Registers Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 4 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com |
Price & Availability of DM74164
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |